1. A large number of I/O
One of the benefits of CPLD is that it provides more I/Os at a given device density, sometimes as high as 70%.
2. Timing model is simple
CPLDs can provide a wide equal state for a given time, regardless of routing. This capability is the key to successful design, not only speeding up the initial design work, but also speeding up the design and debugging process.
3. Advantages of coarse-grained CPLD structure
The CPLD is a coarse-grained structure, which means that the path to and from the device passes through fewer switches, and the corresponding delay is also small. Therefore, CPLDs can operate at higher frequencies and have better performance than equivalent FPGAs.
4. Another benefit of CPLD is that its software is compiled fast because its easy-to-route structure makes deployment design tasks easier to perform.
5. Advantages of coarse-grained CPLD structure
The FPGA is a fine-grained structure, which means there is a fine grain delay between each cell. If you align a small amount of logic together, the FPGA is quite fast. However, as the design density increases, the signal has to pass through many switches, and the routing delay increases rapidly, which diminishes overall performance. The coarse structure of the CPLD is well adapted to this design layout change.
6. Flexible output pins
The coarse-grained structure and timing characteristics of CPLDs are predictable, so designers can still change the output pins later in the design flow while the timing remains the same.
7. New CPLD package
CPLDs come in a variety of densities and package types, including single-chip self-booting solutions. The self-booting scheme integrates FLASH memory and CPLD in a single package without the need for an external boot unit, reducing design complexity and saving board space. A higher device density shares the pin output within a given package size. This gives the designer the convenience of an "zoom in" design without having to change the pinout on the board.